

March 1999 Revised January 2001

NC7WZU04

TinyLogic™ UHS Dual Unbuffered Inverter

General Description

The NC7WZU04 is a dual unbuffered inverter from Fairchild's Ultra High Speed Series of TinyLogicTM in the space saving SC70 6-lead package. The special purpose unbuffered circuit design is intended for crystal oscillator or analog applications. The device is fabricated with advanced CMOS technology to achieve ultra high speed with high output drive while maintaining low static power dissipation over a very broad $\rm V_{CC}$ operating range. The device is specified to operate over the 1.65V to 5.5V $\rm V_{CC}$ range. The inputs are high impedance when $\rm V_{CC}$ is 0V. Inputs tolerate voltages up to 7V independent of $\rm V_{CC}$ operating voltage.


Features

- Space saving SC70 6-lead package
- Unbuffered for crystal oscillator and analog applications
- Balanced Output Drive: ±8 mA at 4.5V V_{CC}
- Broad V_{CC} Operating Range: 1.65V to 5.5V
- \blacksquare Low Quiescent Power: $I_{CC} < 1~\mu A$ at 5V $V_{CC},\, T_A = 25^{\circ} C$

Ordering Code:

Order Number	Package Number	Product Code Top Mark	Package Description	Supplied As		
NC7WZU04P6	MAA06A	ZU4	6-Lead SC70, EIAJ SC88, 1.25mm Wide	250 Units on Tape and Reel		
NC7WZU04P6X	MAA06A	ZU4	6-Lead SC70, EIAJ SC88, 1.25mm Wide	3k Units on Tape and Reel		

Logic Symbol



Pin Descriptions

Pin Names	Description
A ₁ , A ₂	Data Inputs
Y ₁ , Y ₂	Output


Function Table

$$Y = \overline{A}$$


Input	Output
Α	Y
L	Н
Н	L

H = HIGH Logic Level L = LOW Logic Level

Connection Diagrams



Pin One Orientation Diagram



AAA represents Product Code Top Mark - see ordering code

Note: Orientation of Top Mark determines Pin One location. Read the Top

Product Code Mark left to right, Pin One is the lower left pin (see diagram).

TinyLogic™ is a trademark of Fairchild Semiconductor Corporation.

Absolute Maximum Ratings(Note 1)

DC Input Diode Current (I_{IK})

 $V_{IN} < -0.5V$ –50 mA

DC Output Diode Current (I_{OK}) $V_{OUT} < -0.5V$

$$\begin{split} & V_{OUT} < -0.5 V & -50 \text{ mA} \\ & V_{OUT} > 0.5 V, \, V_{CC} = \text{GND} & +50 \text{ mA} \\ & \text{DC Output Current (I}_{OUT}) & \pm 50 \text{ mA} \\ & \text{DC V}_{CC}/\text{GND Current (I}_{CC}/\text{I}_{GND}) & \pm 100 \text{ mA} \end{split}$$

Junction Lead Temperature (T_L)

(Soldering, 10 seconds) 260 $^{\circ}$ C Power Dissipation (P_D) @ +85 $^{\circ}$ C 180 mW

Recommended Operating Conditions (Note 2)

Thermal Resistance (θ_{JA}) 350°C/W

Note 1: Absolute maximum ratings are DC values beyond which the device may be damaged or have its useful life impaired. The datasheet specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside datasheet specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics


V _{IL}	Parameter HIGH Level Input Voltage LOW Level	(V) 1.8 to 2.7 3.0 to 5.5	Min 0.85 V _{CC}	Тур	Max	Min	Max	Units	Con	aitions
V _{IL}	Input Voltage		0.85 \/				····un		Conditions	
V _{IL}		3.0 to 5.5	0.03 vCC			0.85 V _{CC}		V		
	LOW Level	0.0 10 0.0	0.8 V _{CC}			0.8 V _{CC}		V		
		1.8 to 2.7			0.15 V _{CC}		0.15 V _{CC}	V		
	Input Voltage	3.0 to 5.5			$0.2\mathrm{V_{CC}}$		0.2 V _{CC}	V		
V _{OH}	HIGH Level	1.65	1.55	1.65		1.55				
	Output Voltage	1.8	1.6	1.79		1.6				
		2.3	2.1	2.29		2.1		V	$V_{IN} = V_{IL}$	$I_{OH} = -100 \mu A$
		3.0	2.7	2.99		2.7				
		4.5	4.0	4.48		4.0				
		1.65	1.26	1.52		1.29				$I_{OH} = -2 \text{ mA}$
		2.3	1.9	2.19		1.9				$I_{OH} = -2 \text{ mA}$
		3.0	2.4	2.82		2.4		V	$V_{IN} = GND$	$I_{OH} = -4mA$
		3.0	2.3	2.73		2.3				$I_{OH} = -6 \text{ mA}$
		4.5	3.8	4.24		3.8				$I_{OH} = -8 \text{ mA}$
V _{OL}	LOW Level	1.65		0.01	0.2		0.2			
	Output Voltage	1.8		0.01	0.2		0.2			
		2.3		0.01	0.2		0.2	V	$V_{IN} = V_{IH}$	$I_{OL} = 100 \mu A$
		3.0		0.01	0.3		0.3			
		4.5		0.01	0.5		0.5			
		1.65		0.10	0.24		0.24			I _{OL} =2 mA
		2.3		0.12	0.3		0.3			I _{OL} =2 mA
		3.0		0.19	0.4		0.4	V	$V_{IN} = V_{CC}$	$I_{OL} = 4mA$
		3.0		0.29	0.55		0.55			$I_{OL} = 6 \text{ mA}$
		4.5		0.29	0.55		0.55			$I_{OL} = 8 \text{ mA}$
I _{IN}	Input Leakage Current	0 to 5.5			±0.1		±1.0	μΑ	$V_{IN} = 5.5V, 0$	GND
I _{CC}	Quiescent Supply Current	1.65 to 5.5			1.0		10	μΑ	$V_{IN} = 5.5V, C$	GND
I _{CCPEAK}	Peak Supply Current	1.8		0.2					V _{OUT} = Ope	n
ļ	in Analog Operation	2.5		2				mA	V _{IN} = Adjust	for
		3.3		5				IIIA	Peak I _{CC} Cu	ırrent
		5.0		15						

AC Electrical Characteristics

Symbol	Parameter	V_{CC} $T_A = +25^{\circ}C$			T _A = -40°	C to +85°C	Units	Conditions	Fig. No.	
Syllibol	rarameter	(V)	Min	Тур	Max	Min	Max	Ullits	Conditions	rig. No.
t _{PLH}	Propagation Delay	1.65	1.5	5.5	9.8	1.5	11.0			
t _{PHL}		1.8	1.5	4.6	8.1	1.5	8.9			_
			1.2	3.3	5.7	1.2	6.3	ns	$C_L = 15 \text{ pF},$ $R_L = 1 \text{ M}\Omega$	Figures 1, 3
		3.3 ± 0.3	0.8	2.7	4.1	0.8	4.5		$R_L = 1 M\Omega$., 0
		5.0 ± 0.5	0.5	2.2	3.3	0.5	3.6			
t _{PLH}	Propagation Delay	3.3 ± 0.3	1.2	4.0	6.4	1.2	7.0	no	$C_L = 50 pF$,	Figures
t_{PHL}		5.0 ± 0.5	0.8	3.4	5.6	0.8	8 6.2	ns	$R_L=500\Omega$	1, 3
C _{IN}	Input Capacitance	0		3				pF		
C _{PD}	Power Dissipation	3.3		3.5				n.E	(Note 3)	Figure 2
	Capacitance	5.0		5.5				pF	(INULE 3)	rigure 2

Note 3: C_{PD} is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I_{CCD}) at no output loading and operating at 50% duty cycle. (See Figure 2.) C_{PD} is related to I_{CCD} dynamic operating current by the expression:
I_{CCD} = (C_{PD})(V_{CC})(f_{IN}) + (I_{CC}static).

AC Loading and Waveforms



 C_L includes load and stray capacitance Input PRR = 1.0 MHz; t_W = 500 ns

FIGURE 1. AC Test Circuit



Application Note: When operating the NC7WZU04's unbuffered output stage in its linear range, as in oscillator applications, care must be taken to observe maximum power rating for the device and package. The high drive nature of the design of the output stage will result in substantial simultaneous conduction currents when the stage is in the linear region.

See the $I_{\mbox{\scriptsize CCPEAK}}$ specification on page 2.

Input = AC Waveform; $t_r = t_f = 1.8 \text{ ns}$;

PRR = variable; Duty Cycle = 50%

FIGURE 2. I_{CCD} Test Circuit






FIGURE 3. AC Waveforms

Tape and Reel Specification TAPE FORMAT

Package	Tape	Number	Cavity	Cover Tape Status	
Designator	Section	Cavities	Status		
	Leader (Start End)	125 (typ)	Empty	Sealed	
P6	Carrier	250	Filled	Sealed	
	Trailer (Hub End)	75 (typ)	Empty	Sealed	
	Leader (Start End)	125 (typ)	Empty	Sealed	
P6X	Carrier	3000	Filled	Sealed	
	Trailer (Hub End)	75 (typ)	Empty	Sealed	

TAPE DIMENSIONS inches (millimeters)






BEND RADIUS NOT TO SCALE

Package	Tape Size	DIM A	DIM B	DIM F	DIM K _o	DIM P1	DIM W
SC70-6 8 mm	0.093	0.096	0.138 ± 0.004	0.053 ± 0.004	0.157	0.315 ± 0.004	
3070-6	8 mm	(2.35)	(2.45)	(3.5 ± 0.10)	(1.35 ± 0.10)	(4)	(8 ± 0.1)

Tape and Reel Specification (Continued)

REEL DIMENSIONS inches (millimeters)



Tape Size	Α	В	C	D	N	W1	W2	W3
0	7.0	0.059	0.512	0.795	2.165	0.331 + 0.059/-0.000	0.567	W1 + 0.078/-0.039
8 mm	(177.8)	(1.50)	(13.00)	(20.20)	(55.00)	(8.40 + 1.50/-0.00)	(14.40)	(W1 + 2.00/-1.00)

Physical Dimensions inches (millimeters) unless otherwise noted 0.65 1.9 0.25 1.9 0.25 1.9 0.25 1.9 0.25 1.9 0.25 0.10 0.9±.10 0.9±.0.15 0.9±.0.15 0.30° GAGE PLANE RO.10 GAGE PLANE

NOTES:

- A. CONFORMS TO EIAJ REGISTERED OUTLINE DRAWING SC88.
- B. DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH.
- C. DIMENSIONS ARE IN MILLIMETERS.

MAA06ARevC

- 0.425 NOMINAL

0.45 0.10

DETAIL A

6-Lead SC70, EIAJ SC88, 1.25mm Wide Package Number MAA06A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com